----------------------------------------------------
-- Implemetacion de un registro de memoria de 8 bits
-- Amilcar J., Erazo P.
----------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

--Entidad registro de 12 bits

entity pipe_cu_to_vrf_1 is
	port (
		d   : in std_logic_vector (2 downto 0);
		clk : in std_logic;
		q   : out std_logic_vector (2 downto 0) );
end pipe_cu_to_vrf_1;

architecture behavioral of pipe_cu_to_vrf_1 is
begin 
	process ( clk )
	begin
		if clk = '1' and clk'event then
			q <= d;
		end if;
	end process;
end behavioral;
